Counter MSB register. 16 MSBs of the counter.
RICOUNTER | 16 LSBs of the up counter. Counts continuously unless RITEN bit in RICTRL register is cleared or debug mode is entered (if enabled by the RITNEBR bit in RICTRL). Can be loaded to any value in software. |
RESERVED | Reserved. Read value is undefined, only zero should be written. |